


# 7nm Custom / MS Reference Flow

## Cadence



**TSMC 2016**  
**Open Innovation Platform®**  
**Ecosystem Forum**


# ABSTRACT

7nm FinFET technology offers great advantages in power and area reduction for digital designs, but escalating challenges in scaling custom circuits due to increased impact of device parasitics and discrete device dimensions and more complex and restrictive design, electro-migration and reliability rules. To address these challenges custom designers need highly automated layout flow supported by advanced analysis through layout design and signoff.

The presentation will cover integrated flow developed in collaboration among TSMC and Cadence. The flow is modular and includes among others:

- Variability analysis in Virtuoso ADE utilizing TSMC's Variability-aware API for more efficient statistical sampling
- Device placement utilizing Virtuoso constraint and LDE-aware and TSMC Array-API capabilities for more productive layout
- Due to increased device complexity and its parasitics a new innovative method is required to better predict design performance in pre-layout stage and ensure correlation with post-layout simulation results. Virtuoso capabilities as well as TSMC provided Macro-device approach, minimally disturbing existing schematic driven use model will be presented.
- Color-aware and electrically-aware routing
- Signal and power Electro Migration and IR Drop at design and Signoff levels with impacts of device self-heating.

The results of flow validation on VCO design will be presented.



## 7nm Custom/MS Reference Flow



Jim McMahon, Product Engineering Director, Cadence  
TSMC OIP Ecosystem Forum  
San Jose, CA  
September 22, 2016

cadence®

## TSMC-Cadence Collaboration

Mixed-signal methodologies, reference flows, and enablement


- Provide methodologies for robust designs, better quality of results and higher yield
- Improve design productivity with automation, correct-by-construction, and reuse
- Accelerate adoption of new technology and methodology by common customers



2 © 2016 Cadence Design Systems, Inc. All rights reserved..

cadence®

## 7nm Custom Design Reference Flow (CDRF) Modules



**Cadence® Virtuoso® ICADV 12.3 Design Environment/Framework**


- Virtuoso Schematic Editor
- Virtuoso Layout Suite and Advanced Node
- Virtuoso Analog Design Environment (ADE)

3 © 2016 Cadence Design Systems, Inc. All rights reserved..

cadence®

## Custom Circuit Design Flow Modules

Sub-module: Schematic migration




4 © 2016 Cadence Design Systems, Inc. All rights reserved..

cadence®

## Custom Circuit Design Flow Modules

Sub-module: Schematic capture




5 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Custom Circuit Design Flow Modules

Sub-module: Mixed-signal functional verification




6 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Custom Circuit Design Flow Modules

Sub-module: Yield optimization and verification




7 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Custom Circuit Design Flow Modules

Sub-module: Reliability analysis




8 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®



## Custom Layout Implementation Flow Modules

Sub-module: Source schematic preparation




9 © 2016 Cadence Design Systems, Inc. All rights reserved..

cadence

## Custom Layout Implementation Flow Modules

Sub-module: Cell layout planning

Row-Based Placement and Track-Based Routing Setup




10 © 2016 Cadence Design Systems, Inc. All rights reserved..

cadence

## Custom Layout Implementation Flow Modules

Sub-module: Constraint- and LDE-aware placement



11 © 2016 Cadence Design Systems, Inc. All rights reserved..


cadence

## Custom Layout Implementation Flow Modules

Sub-module: Constraint- and LDE-aware placement

Density gradient effects (DGEs) avoidance using ModGens

- Structured place and route environment of ModGens is ideal for automatically building highly matched layout blocks
- Support for array-based entry, identical dummy insertion, and complex guard ring creation instrumental in avoiding DGEs
- Streamlined dummy back annotation enables LVS clean schematics
- Rich library of TSMC co-developed ModGen constraint templates further automate DGE clean layout construction




12 © 2016 Cadence Design Systems, Inc. All rights reserved..

cadence

## Custom Layout Implementation Flow Modules

Sub-module: Constraint- and LDE-aware placement




13 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Custom Layout Implementation Flow Modules

Sub-module: Color-aware and EAD routing




14 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Custom Layout Implementation Flow Modules

Sub-module: Color-aware and EAD routing




15 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Custom Layout Implementation Flow Modules

Sub-module: Layout finishing




16 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Custom Layout Implementation Flow Modules

Sub-module: Signoff flow—DRC and LVS




17 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Custom Layout Implementation Flow Modules

Sub-module: Signoff flow—RCx extraction




18 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Custom Layout Implementation Flow Modules


Sub-module: Signoff flow—RCx extraction



19 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Final Schematic and Layout



20 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Summary

- TSMC and Cadence continue close collaboration on addressing custom and mixed-signal design challenges at advanced-process nodes
- Custom flow for N7 FinFET technology is another milestone containing key enhancements required for faster adoption by common customers
- The flow offers advanced methodology and unique features for productivity improvements, electrical analysis for better predictability and design closure, and higher quality of silicon

21 © 2016 Cadence Design Systems, Inc. All rights reserved.



A large version of the Cadence logo, featuring the word "cadence" in a lowercase, sans-serif font with a red horizontal bar above the letter "a".

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at [www.cadence.com/go/trademarks](http://www.cadence.com/go/trademarks) are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.